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A. dSpace Programming 
The dSpace program was realized with Simulink graphical environment, included in Matlab 
suite. It was also necessary to add parts coded in C language parts, included in the Simulink 
model as dedicated blocks. This has been necessary due to no compatibility between Matlab  
different versions. 
The C code has been integrated into Simulink diagrams using S-Function blocks, after 
compiling the code in a DLL function, using the C compilator included with Matlab. 
Names and type of I/O ports, as well as auxiliary functions necessary for code execution in 
the dSpace board, were defined inside the C code, using the following template: 
 
 /* I/O DEFINITION*/ 
static void mdlInitializeSizes(SimStruct *S) 
 { 
ssSetNumSFcnParams(S, 0);  
if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
return;} 
/* INPUTS */ 
/* N_Inputs = block inputs number!*/ 
if (!ssSetNumInputPorts(S, X)) return;  
{ int_T i; 
for (i=0; i< N_Inputs; i++) { 
ssSetInputPortWidth(S, i, 1); ssSetInputPortDirectFeedThrough (S, i, 1);}} 
 
/* OUTPUTS */ /* N_Outputs = block outputs number!*/ 
if (!ssSetNumOutputPorts(S, N_Outputs)) return;  
{ int_T j; 




SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP); } 
/* SAMPLE TIME INIT*/  
static void mdlInitializeSampleTimes(SimStruct *S) { 
ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME); 
ssSetOffsetTime (S, 0, 0.0);} 
/* MAIN BLOCK START*/  
static void mdlOutputs (SimStruct *S, int_T tid) { 
/* ****** PROGRAM VARIABLES DEFINITION******* */ 
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/* VARIABLES POINTERS SELECTIONS uPtr_i  FOR EVERY INPUT*/  
/* i = input index, starting from 0 */ 
InputRealPtrsType uPtrs_i = ssGetInputPortRealSignalPtrs(S, i); 
/* VARIABLES POINTERS SELECTIONS y_j  FOR EVERY OUTPUT */  
/* j = output index, starting from 0 */ 
real_T *y_j = ssGetOutputPortRealSignal(S,j); 
  




/* ENDING */ static void mdlTerminate (SimStruct *S) { }  
#ifdef MATLAB_MEX_FILE  
#include "simulink.c"  
#else  
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A.1. Simulink Diagram 
Figure A.1 shows the whole control scheme created in Simulink for the experimental tests. 
 
Fig. A.1.  General Simulink Scheme for dSpace programming 
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A.2. Reference Generator 
Fig. A.2 shows the details of this subsystem which generates current amplitude, phase and 
angle references, used in the control for evaluating the differences with the adquired values. 
 
Fig. A.2.  Reference Generator block 
amplitude I and phi are steady state values, that can be modified directly during the 
execution of tests from the ControlDesk real-time User Interface.  
angle is a sawtooth wave generator for the angle reference, created in this way for reduce 
the calculation time respect to a generator block. 
 
A.3. Current Reference abc 
 
Fig. A.3.  Current Reference abc 
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Fig. A.3 shows the detais of this subsystem which creates a three-phase system of currents 
according to the amplitude, phase and angle references. These currents are passed after to 
the Predictive Control block, for the effective realization of the control. The equations are: 
ia = amplitudeI !cos(phi+ angle)
ib = amplitudeI !cos(phi+ angle"
2!
3 )
ic = amplitudeI !cos(phi+ angle+
2!
3 )      (A.1,2,3)
 
A.4. Medidas1 
Fig. A.4. shows the details of this subsystem which includes several dSpace Simulink 
dedicated blocks, that allows the use of the Master PPC ADC channels. The compiling 
directly recognized these blocks and activate the RTI link, allowing the real time work of the 
entire system. 
 
Fig. A.4.  Medidas1 Block 
Three different ADC input channels are used. The values of the offsets have been found in 
old projects, comparing PC read values with direct measures in the hardware with a 
oscilloscope. 
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A.5. Transmissio/Triggered 
The Transmissió/Triggered subsystem prepares the data and writes it in the communication 
bus, allowing the FPGA to read it. Fig. A.5 shows the details of this subsystem. 
It was necessary to program the transmission with C code to have a more detailed control 
over how the data is sent to the FPGA. The execution of the C code inside the Simulink 
scheme is realized thanks to an S-Function block, activated with the rising edge of the Envia 
input. This input is connected to clk block, which creates a digital clock, as it is described in 
6.2. 
Function ds1103_bit_io_write() is used for writing the data in the 32bit communication bus. 
 
Fig. A.5.  Trasmissió/Triggered block inside 
Now the C code for transmissio.c is reported. 
 
#define S_FUNCTION_NAME transmissio 
#define S_FUNCTION_LEVEL 2 
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#ifndef MATLAB_MEX_FILE             
# include <ds1103.h> 
# include <io1103.h> 
#endif 
 
#define pi 3.14159265 
#define freq_fpga 25.125 
 
typedef struct {                          /* structure sefinition ssed for sending */ 
  char_T byte1, byte2, byte3, byte4;     /* informations to the FPGA          */ 
} ByteStruct; 
 
typedef union { 
  UINT32_T word_out; 
  ByteStruct quatre_bytes; 
} sortida_master;  
 
/* 'sortida_master' is an union formed by word_out (uInt32) and quatre_bytes.byte1,... 
byte4 (char_T = byte) 
The union let that word_out and quatre_bytes share same memory space. So, writing one 
overwrite the other */ 
 
 
/* I/O DEFINITION*/ 
    
static void mdlInitializeSizes(SimStruct *S) 
{ 
  ssSetNumSFcnParams(S, 0); 
  if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
    return; 
  } 
 
/* 9 Inputs, (Engegada, Sxy(6 bits = 6 inputs), ST_time_us, BT_time_ns) */ 
  if (!ssSetNumInputPorts(S, 9)) return;  
  { int_T i; 
    for (i=0; i<9; i++) { 
      ssSetInputPortWidth(S, i, 1); 
      ssSetInputPortDirectFeedThrough (S, i, 1); 
    } 
  } 
 
/* 9 Outputs 
(Sxy(6 bits = 6 outputs), ST_int(8 bits as int), BT_int(8 bits as int), Control_int(8 bits as 
int), byte1, byte2, byte3, byte4) */ 
  if (!ssSetNumOutputPorts(S, 13)) return;  
  { int_T j; 
    for (j=0; j<13; j++) { 
      ssSetOutputPortWidth(S,j,1); 
    } 
  } 
  ssSetNumSampleTimes(S, 1); 
  ssSetOptions(S, SS_OPTION_EXCEPTION_FREE_CODE | 
SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP); 
} 
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/*SAMPLE TIME INIT*/ 
      
static void mdlInitializeSampleTimes(SimStruct *S) 
{ 
  ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME); 
  ssSetOffsetTime (S, 0, 0.0); 
} 
 
/*I/O DIGITAL INIT OF DS1103 MASTER DSP */ 
     
#define MDL_START 
#if defined (MDL_START) 
static void mdlStart (SimStruct *S) 
{ 
#ifndef MATLAB_MEX_FILE     
  /* Configuration as Input/Output of 8 bits groups that form 32 bits master bus 
 group 01 correspond to byte 04*/ 






/* MAIN FUNCTION */ 
     
static void mdlOutputs (SimStruct *S, int_T tid) 
{ 
 
       
  /* VARIABLES */ 
  sortida_master  bits_32; /* 32 bits word that go to FPGA */  
   
  real_T SamplingTime_us, BlankingTime_ns, ST_real; 
  int_T j, Control_int, ST_int, BT_int; 
  real_T On_Off; 
  real_T San, Sap, Sbn, Sbp, Scn, Scp; 
 
               
  InputRealPtrsType uPtrs0 = ssGetInputPortRealSignalPtrs(S, 0); 
  InputRealPtrsType uPtrs1 = ssGetInputPortRealSignalPtrs(S, 1); 
  InputRealPtrsType uPtrs2 = ssGetInputPortRealSignalPtrs(S, 2);       
  InputRealPtrsType uPtrs3 = ssGetInputPortRealSignalPtrs(S, 3); 
  InputRealPtrsType uPtrs4 = ssGetInputPortRealSignalPtrs(S, 4); 
  InputRealPtrsType uPtrs5 = ssGetInputPortRealSignalPtrs(S, 5); 
  InputRealPtrsType uPtrs6 = ssGetInputPortRealSignalPtrs(S, 6); 
  InputRealPtrsType uPtrs7 = ssGetInputPortRealSignalPtrs(S, 7); 
  InputRealPtrsType uPtrs8 = ssGetInputPortRealSignalPtrs(S, 8); 
 
  real_T *y0 = ssGetOutputPortRealSignal(S,0); 
  real_T *y1 = ssGetOutputPortRealSignal(S,1); 
  real_T *y2 = ssGetOutputPortRealSignal(S,2); 
  real_T *y3 = ssGetOutputPortRealSignal(S,3); 
  real_T *y4 = ssGetOutputPortRealSignal(S,4); 
  real_T *y5 = ssGetOutputPortRealSignal(S,5); 
  real_T *y6 = ssGetOutputPortRealSignal(S,6); 
  real_T *y7 = ssGetOutputPortRealSignal(S,7); 
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  real_T *y8 = ssGetOutputPortRealSignal(S,8); 
  real_T *y9 = ssGetOutputPortRealSignal(S,9); 
  real_T *y10 = ssGetOutputPortRealSignal(S,10); 
  real_T *y11 = ssGetOutputPortRealSignal(S,11); 
  real_T *y12 = ssGetOutputPortRealSignal(S,12); 
 
 
  /* INPUTS */ 
  San = *uPtrs0[0]; 
  Sap = *uPtrs1[0]; 
  Sbn = *uPtrs2[0]; 
  Sbp = *uPtrs3[0]; 
  Scn = *uPtrs4[0]; 
  Scp = *uPtrs5[0]; 
  On_Off = *uPtrs6[0]; 
  SamplingTime_us = *uPtrs7[0]; 
  BlankingTime_ns = *uPtrs8[0]; 
 
   
   
 
  if (On_Off == 1.0) { 
 
    Control_int = (int_T) (64+16); 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
    bits_32.quatre_bytes.byte2 = (char_T) (32*Scp+16*Scn+8*Sbp+4*Sbn+2*Sap+San);  
    bits_32.quatre_bytes.byte3 = (char_T) 0;  
    //bits_32.quatre_bytes.byte4 = (char_T) 0; 
 
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);      /* Synchronous Transmission of 32 bits word
         .word_out --> uInt32 type*/ 
#endif    
 
    for (j=0;j<8000;j++){                          /* Wait 10 us  */ 
    } 
 
    Control_int = (int_T) (64); // On_Off = 1, Enviament = 0. 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
 
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);  
#endif 
 
  }  
 
  else { 
    Control_int = (int_T) (16); 
    ST_real = ((freq_fpga*SamplingTime_us/256.0)-1.0); 
    ST_int = (int_T) floor((freq_fpga*SamplingTime_us/256.0)-1.0 + 0.5); // ST_int = 
freq_fpga*SamplingTime_us/256 - 1 
    BT_int = (int_T)((BlankingTime_ns*freq_fpga/1000.0)); 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int;   
    bits_32.quatre_bytes.byte2 = (char_T) BT_int; 
    bits_32.quatre_bytes.byte3 = (char_T) ST_int; 
    //bits_32.quatre_bytes.byte4 = (char_T) 0;    
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#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);       
#endif  
 
    for (j=0;j<8000;j++){                          /* Espera 10 us  */ 
    } 
 
    Control_int = (int_T) (0); // On_Off = 0, Enviament = 0. 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
 
#ifndef MATLAB_MEX_FILE 




  } 
 
  y0[0] = San; 
  y1[0] = Sap; 
  y2[0] = Sbn; 
  y3[0] = Sbp; 
  y4[0] = Scn; 
  y5[0] = Scp; 
  y6[0] = ST_int; 
  y7[0] = BT_int; 
  y8[0] = Control_int; 
  y9[0] = (uchar_T) bits_32.quatre_bytes.byte1; 
  y10[0] = (uchar_T) bits_32.quatre_bytes.byte2; 
  y11[0] = (uchar_T) bits_32.quatre_bytes.byte3; 
  y12[0] = (uchar_T) bits_32.quatre_bytes.byte4; 
} 
      
         
static void mdlTerminate (SimStruct *S)             /* Ending */     
{ 
} 
     
#ifdef MATLAB_MEX_FILE                               
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A.6. Predictive Control 
This subsystem, shown in figure A.6, is the heart of the control scheme. It receives as inputs 
the values of the reference and measured currents, the measured values of three-phase load 
voltages, and the DC link capacitor voltages.  
 
Fig. A.6.  Predictive Control Block 
The main function of the subsystem, is to read all the input data, calculate the quality function 
for all of the 27 switching states of the NPC converter, evaluate the best one and send the 
corresponding output configuration to the trasmissio/triggered block, so it sends the data to 
the IGBT drivers.. 
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A.6.1 gpp block 
Figure A.7 shows the inside scheme of gpp block. 
 
Fig. A.7.  gpp block 
This really big image shows how many different blocks are inside the gpp subsystem. The 
goal is to solve  equation (A.4) which calculates the quality function for every switching state 
of the NPC converter: 
gi = i!* (k +1)! i! (k +1) + i"* (k +1)! i" (k +1) +#dc " Vc1(k +1)!Vc2 (k +1)   (A.4) 
with i ! 1,..., 27{ } . 
But go ahead with order can help to understand well every pass. 
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First of all, Voltage Vector block creates all the 19 possible voltage vectors generated by a 
three-level inverter. This means take the value of Vpn=Vp-Vn like input, and multiply it for 
corresponding values, obtaining 19 complex 
numbers. 
 








 v0pp.Re= 0;      
 v0pp.Im= 0; 
 v1pp.Re= VDCPP/3;     
 v1pp.Im= 0; 
 v2pp.Re= VDCPP/3*0.5;     
 v2pp.Im= VDCPP/3*0.886; 
 v3pp.Re= VDCPP/3*(-0.5);    
 v3pp.Im= VDCPP/3*0.886; 
 v4pp.Re= VDCPP/3*(-1);     
 v4pp.Im= 0; 
 v5pp.Re= VDCPP/3*(-0.5);    
 v5pp.Im= VDCPP/3*(-0.886); 
 v6pp.Re= VDCPP/3*0.5;     
 v6pp.Im= VDCPP/3*(-0.886); 
 v7pp.Re= 2*VDCPP/3*(1);    
 v7pp.Im= 0; 
 v8pp.Re= VDCPP/sqrt(3)*0.866;   
 v8pp.Im= VDCPP/sqrt(3)*0.5; 
 v9pp.Re= 2*VDCPP/3*(0.5);    
 v9pp.Im= 2*VDCPP/3*0.886; 
 v10pp.Re= 0;      
 v10pp.Im= VDCPP/sqrt(3); 
 v11pp.Re= 2*VDCPP/3*(-0.5);    
 v11pp.Im= 2*VDCPP/3*0.886; 
 v12pp.Re= VDCPP/sqrt(3)*(-0.866);  
 v12pp.Im= VDCPP/sqrt(3)*0.5; 
 v13pp.Re= 2*VDCPP/3*(-1);    
 v13pp.Im= 0; 
 v14pp.Re= VDCPP/sqrt(3)*(-0.866);  
 v14pp.Im= VDCPP/sqrt(3)*(-0.5); 
 v15pp.Re= 2*VDCPP/3*(-0.5);    
 v15pp.Im= 2*VDCPP/3*(-0.886); 
 v16pp.Re= 0;      
 v16pp.Im= VDCPP/sqrt(3)*(-1); 
 v17pp.Re= 2*VDCPP/3*(0.5);    
 v17pp.Im= 2*VDCPP/3*(-0.886); 
 v18pp.Re= VDCPP/sqrt(3)*0.866; 
 v18pp.Im= VDCPP/sqrt(3)*(-0.5); 
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Once these 19 voltage vectors have been created, the next goal is to calculate the current 
prediction for every switching state. The block Subsystem is in charge of this function . It has 
as inputs the 19 voltage vectors and alfa-beta transformation (constant amplitude Clarke 
transformation) of the measured currents and voltages. These acquired values are passed 
like sampled values ekpp and ikpp, as complex values. 
The equation implemented in this block is: 
ik1pp,i =
Lpp
Rpp !Tspp + Lpp
! ikpp "
Tspp
Rpp !Tspp + Lpp
!ekpp +
Tspp




where Lpp and Rpp are the inductance and resistance values of the inductive filter, Tspp is the 
sampling time and vpp(i) is the voltage vector generated by the NPC converter in the ith 
switching state. 
The block Vc11pp-Vc22pp realizes equation (A.6) fundamental for the quality function. 



















&&' iC2 pp 'T spp
       (A.7,8)
 
Vp and Vn are measured values of respectively upper and lower capacitor voltages of the DC-
link, C1pp = C2pp =1100µF is the value of both capacitors, Tspp is the sampling time, and ic1pp 
and ic2pp are the capacitor currents related to every switching state of predicted current, 
calculated as equations (A.9,10,11) indicate: 
iapp,i = Re ik1pp,i{ };
ibpp,i = !0.5 "Re ik1pp,i{ }+
3
2 " Im ik1pp,i{ };
ibpp,i = !0.5 "Re ik1pp,i{ }!
3
2 " Im ik1pp,i{ };      (A.9,10,11)
 
where ik1pp,i is the predicted current for the next sampling time, evaluated in the previous 
block Subsystem. 
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Now, for every possible voltage vector (19) the DC-link currents are calculated according on 
which switching state is applied, as some voltage vectors can be generated by more than 
one switching state and these different switching states involve different currents for the DC-
link connection points.. Table A.1 shows this relation and the corresponding DC-link 
calculated currents. 
Switching	  
State	   Voltage	  Vector	   i0pp	   ippp	   inpp	  
[-­‐1	  -­‐1	  -­‐1]	   V0	   0	   0	   0	  
[0	  0	  0]	   V0	   0	   0	   0	  
[1	  1	  1]	   V0	   0	   0	   0	  
[1	  0	  0]	   V1	   icpp+ibpp	   iapp	   0	  
[0	  -­‐1	  -­‐1]	   V1	   iapp	   0	   ibpp+icpp	  
[1	  1	  0]	   V2	   icpp	   iapp+ibpp	   0	  
[0	  0	  -­‐1]	   V2	   iapp+ibpp	   0	   icpp	  
[0	  1	  0]	   V3	   iapp+icpp	   ibpp	   0	  
[-­‐1	  0	  -­‐1]	   V3	   ibpp	   0	   iapp+icpp	  
[0	  1	  1]	   V4	   iapp	   ibpp+icpp	   0	  
[-­‐1	  0	  0]	   V4	   ibpp+icpp	   0	   iapp	  
[0	  0	  1]	   V5	   iapp+ibpp	   icpp	   0	  
[-­‐1	  -­‐1	  0]	   V5	   icpp	   0	   iapp+ibpp	  
[1	  0	  1]	   V6	   ibpp	   iapp+icpp	   0	  
[0	  -­‐1	  0]	   V6	   iapp+icpp	   0	   ibpp	  
[1	  -­‐1	  -­‐1]	   V7	   0	   iapp	   ibpp+icpp	  
[1	  0	  -­‐1]	   V8	   ibpp	   iapp	   icpp	  
[1	  1	  -­‐1]	   V9	   0	   iapp+ibpp	   icpp	  
[0	  1	  -­‐1]	   V10	   iapp	   ibpp	   icpp	  
[-­‐1	  1	  -­‐1]	   V11	   0	   ibpp	   iapp+icpp	  
[-­‐1	  1	  0]	   V12	   icpp	   ibpp	   iapp	  
[-­‐1	  1	  1]	   V13	   0	   ibpp+icpp	   iapp	  
[-­‐1	  0	  1]	   V14	   ibpp	   icpp	   iapp	  
[-­‐1	  -­‐1	  1]	   V15	   0	   icpp	   iapp+ibpp	  
[0	  -­‐1	  1]	   V16	   iapp	   icpp	   ibpp	  
[1	  -­‐1	  1]	   V17	   0	   iapp+icpp	   ibpp	  
[1	  -­‐1	  0]	   V18	   icpp	   iapp	   ibpp	  
Tab. A.1.  Swiching state DC-link currents  
Finally, ic1pp= -ippp and ic2pp= inpp.  
Figure A.8 shows the reference extrapolation block iref. 
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Fig. A.8.  iref block 
This block creates the reference current irefk1pp needed in the calculation on the quality 
function g. 
irefk1pp is a second order extrapolation on the value of the reference current generated in 
current reference abc block, using the equation: 
irefk1pp = 3! irefkpp"3! irefkm1pp+ irefkm2pp     (A.12) 
where irefkpp is the alfa-beta transformation of the the reference current in the sampling 
istant (k), irefkm1pp is the reference current in instant (k-1) and irefkm2pp in instant (k-2). 
Obviously, irefk1pp is referred to future instant (k+1). 
After every calculation step of irefk1pp, the values of irefkm1pp and irefkm2pp are 
reassigned in this way. 
irefkm2pp = irefkm1pp
irefkm1pp = irefkpp        (A.13,14)
 
Figure A.9 shows how this has been realized. 
 
Fig. A.9.  Reference Current Extrapolation 
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We are now ready for evaluating the 27 quality functions, corresponding to equation (A.4). 
This task is realized from blocks Subsytem1, Vc11pp-Vc22pp and final stage of add, abs and 
multiplexers. The result is the 27 quality functions to be evaluated every sampling time. 
A.6.2 S-Function Predictive Block 
This block, shown in figure A.10, takes the 27 calculated quality functions and evaluates 
which one is the smallest (the best quality function for the corresponding sampling time) and 
sends to next block the corresponding switching state. 
 
Fig. A.10.  predictive block 
 
 
This block has been implemented with a C coded S-function. The code for this task is: 
 
#define S_FUNCTION_NAME predictive 








/* I/O DEFINITION */ 
 
static void mdlInitializeSizes(SimStruct *S) 
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{ 
 ssSetNumSFcnParams(S, 0); 
 if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
    return; 
  } 
   
 /*5+8 INPUTS (irefkpp, ikpp, Vc1cpp, Vc2cpp, ekpp, constantes, irefkm1pp, 
irefkm2pp) */ 
 if (!ssSetNumInputPorts(S,27)) 
  return; 
  
 {   
        int_T i; 
  for (i=0; i<=26; i++) 
            {     
                ssSetInputPortWidth(S, i, 1);  
                ssSetInputPortDirectFeedThrough (S, i, 1); 
            }    





 /* 3+1 OUTPUTS (xpp, irefkm1pp, irefkm2pp, prueba)*/ 
   
 if (!ssSetNumOutputPorts(S, 2))  
  return;  
   
 {   
  ssSetOutputPortWidth(S,0,3); 
        /*pruebas*/ 
        ssSetOutputPortWidth(S,1,1); 
 }  
 
 ssSetNumSampleTimes(S, 1); 
 ssSetOptions(S, SS_OPTION_EXCEPTION_FREE_CODE |  
  SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP);  
}  
 
/* SAMPLING TIME INIT*/  
  
 static void mdlInitializeSampleTimes(SimStruct *S)  
 { 
  ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME);  
  ssSetOffsetTime (S, 0, 0.0); 
 } 
   
/*MAIN FUNCTION*/ 
static void mdlOutputs (SimStruct *S, int_T tid)  
{ 
    int_T   xoppp, j; 
    /*real_T  goppp, gpp1, gpp2, gpp3, gpp4, gpp5, gpp6, gpp7, gpp8, gpp9, gpp10; 
    real_T  gpp11, gpp12, gpp13, gpp14, gpp15, gpp16, gpp17, gpp18, gpp19, gpp20; 
    real_T  gpp21, gpp22, gpp23, gpp24, gpp25, gpp26, gpp27; */       
    real_T  gpp[27]; 
    real_T  goppp; 
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 int_T   estadospp[27][3]=  
 { 
  {0, 0, 0},{-1, -1, -1},{1, 1, 1},{1, 0, 0},{0, -1, -1},{1, 1, 0},{0, 0, -1}, 
  {0, 1, 0},{-1, 0, -1},{0, 1, 1},{-1, 0, 0},{0, 0, 1},{-1, -1, 0},{1, 0, 1}, 
  {0, -1, 0},{1, -1, -1},{1, 0, -1},{1, 1, -1},{0, 1, -1},{-1, 1, -1},{-1, 1, 0}, 
  {-1, 1, 1},{-1, 0, 1},{-1, -1, 1},{0, -1, 1},{1, -1, 1},{1, -1, 0} 
 }; 
  
     
     
 /* Data adquisition */ 
 InputRealPtrsType uPtrs0 = ssGetInputPortRealSignalPtrs(S, 0);  
 InputRealPtrsType uPtrs1 = ssGetInputPortRealSignalPtrs(S, 1); 
 InputRealPtrsType uPtrs2 = ssGetInputPortRealSignalPtrs(S, 2); 
 InputRealPtrsType uPtrs3 = ssGetInputPortRealSignalPtrs(S, 3); 
 InputRealPtrsType uPtrs4 = ssGetInputPortRealSignalPtrs(S, 4); 
 InputRealPtrsType uPtrs5 = ssGetInputPortRealSignalPtrs(S, 5); 
 InputRealPtrsType uPtrs6 = ssGetInputPortRealSignalPtrs(S, 6); 
 InputRealPtrsType uPtrs7 = ssGetInputPortRealSignalPtrs(S, 7); 
 InputRealPtrsType uPtrs8 = ssGetInputPortRealSignalPtrs(S, 8);  
 InputRealPtrsType uPtrs9 = ssGetInputPortRealSignalPtrs(S, 9);  
 InputRealPtrsType uPtrs10 = ssGetInputPortRealSignalPtrs(S, 10); 
 InputRealPtrsType uPtrs11 = ssGetInputPortRealSignalPtrs(S, 11); 
 InputRealPtrsType uPtrs12 = ssGetInputPortRealSignalPtrs(S, 12); 
 InputRealPtrsType uPtrs13 = ssGetInputPortRealSignalPtrs(S, 13); 
 InputRealPtrsType uPtrs14 = ssGetInputPortRealSignalPtrs(S, 14); 
     InputRealPtrsType uPtrs15 = ssGetInputPortRealSignalPtrs(S, 15); 
     InputRealPtrsType uPtrs16 = ssGetInputPortRealSignalPtrs(S, 16); 
     InputRealPtrsType uPtrs17 = ssGetInputPortRealSignalPtrs(S, 17); 
     InputRealPtrsType uPtrs18 = ssGetInputPortRealSignalPtrs(S, 18); 
     InputRealPtrsType uPtrs19 = ssGetInputPortRealSignalPtrs(S, 19); 
     InputRealPtrsType uPtrs20 = ssGetInputPortRealSignalPtrs(S, 20); 
     InputRealPtrsType uPtrs21 = ssGetInputPortRealSignalPtrs(S, 21); 
     InputRealPtrsType uPtrs22 = ssGetInputPortRealSignalPtrs(S, 22); 
     InputRealPtrsType uPtrs23 = ssGetInputPortRealSignalPtrs(S, 23); 
     InputRealPtrsType uPtrs24 = ssGetInputPortRealSignalPtrs(S, 24); 
     InputRealPtrsType uPtrs25 = ssGetInputPortRealSignalPtrs(S, 25); 
     InputRealPtrsType uPtrs26 = ssGetInputPortRealSignalPtrs(S, 26); 
     
  
     /* output selection */ 
     real_T *y0 = ssGetOutputPortRealSignal(S,0);  
     real_T *y1 = ssGetOutputPortRealSignal(S,1); 
  
    gpp[0]=   *uPtrs0[0]; 
    gpp[1]=   *uPtrs1[0]; 
    gpp[2]=   *uPtrs2[0]; 
    gpp[3]=   *uPtrs3[0]; 
    gpp[4]=   *uPtrs4[0]; 
    gpp[5]=   *uPtrs5[0]; 
    gpp[6]=   *uPtrs6[0]; 
    gpp[7]=   *uPtrs7[0]; 
    gpp[8]=   *uPtrs8[0]; 
    gpp[9]=   *uPtrs9[0]; 
    gpp[10]=   *uPtrs10[0]; 
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    gpp[11]=   *uPtrs11[0]; 
    gpp[12]=   *uPtrs12[0]; 
    gpp[13]=   *uPtrs13[0]; 
    gpp[14]=   *uPtrs14[0]; 
    gpp[15]=   *uPtrs15[0]; 
    gpp[16]=   *uPtrs16[0]; 
    gpp[17]=   *uPtrs17[0]; 
    gpp[18]=   *uPtrs18[0]; 
    gpp[19]=   *uPtrs19[0]; 
    gpp[20]=   *uPtrs20[0]; 
    gpp[21]=   *uPtrs21[0]; 
    gpp[22]=   *uPtrs22[0]; 
    gpp[23]=   *uPtrs23[0]; 
    gpp[24]=   *uPtrs24[0]; 
    gpp[25]=   *uPtrs25[0]; 
    gpp[26]=   *uPtrs26[0]; 
     
     
    goppp=1000; 
     
 for (j=0; j<=26; j++) 
        { 
            if (gpp[j]<goppp) 
            {  
                xoppp=j; 
                goppp=gpp[j]; 
            } 
             
        } 
    y0[0]=estadospp[xoppp][0]; 
    y0[1]=estadospp[xoppp][1]; 
    y0[2]=estadospp[xoppp][2]; 
    y1[0]=goppp;  
     
} 
 




#ifdef MATLAB_MEX_FILE  
#include "simulink.c"  
#else  
#include "cg_sfun.h"  
#endif     
All input quality functions are read, and the iterative cycle select the best one, saving a value 
only if is lower than the initial optimization value or a previous saved value. 
Every input is related to a different switching state saved in the array estadospp, and in case 
of selection is passed to the output like a 3 dimension vector. There is also available a 
second output that sends the value of the best quality function, in case it was required.  
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A.6.3 Sx to Sxp & Sxn Block 
 
Fig. A.11.  Sx to Sxp & Sxn block 
This block, shown in figure A.11, can translate the value of a switching state to valid 
commutation signals that can be understood for the FPGA when they are sent by the 
subsystem trasmissio/triggered block. Figure A.12 shows how this block has been realized. 
 
Fig. A.12.  Sx to Sxp & Sxn block inside 
The functionimplemented is really simple, as it is shown in table A.2, where i ! a,b,c{ } . 
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Si	   Sip	   Sin	  
1	   1	   0	  
0	   0	   0	  
-­‐1	   0	   1	  
Table A.2.  True Table for block Sx to Sxp&Sxn 
A.7.  Control on/off + Errors 
The task of this block is to manage the commands of switch on and switch off of the 
converter, according to the ControlDesk real-time user interface and to the dSpace hardware 
interruptions. Figure A.13 shows a detailed view of this block. 
The state of the button On/Off present in the ControlDesk, is multiplied by the outputs of 
several Function-Call Delay block. These outputs have an initial value of 1 and change to 0 
(switching off the converter) if one Hardware Interruption is activated. The Transmission Error 
is not used in this project. 
It is necessary to reprogram the dSpace with the ControlDesk interface if the converter has 
been switched off by an interruption activation.  
 
Fig. A.13.  Control in/off + errors block 
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A.8. PLL for synchronising the converter to the grid 
 
Fig. A.14.  PLL subsystem 
This subsystem, shown in figure A.14, generates the angle for the synchronization of the 




Application of predictive control to a three-phase NPC converter: from simulation to a real platform Page 29 
 
B. FPGA Programming 
The objective of this appendix is to explain how the control of the inverter has been realized 
by using the FPGA included in the Altera UP2 Board. This device is the responsible for 
sending to IGBT drivers all the control signals according to the information received from the 
dSpace control board, using the Digital Communication Board. 
For programming this device a software called Maxplus II Baseline v.10.2 has been used, 
with a student free license. 
The objectives of the FPGA programming are: 
• Inclusion of the Blanking Time value received from the dSpace, useful to avoid short-
circuit in the IGBTs during level transitions.  
• Generation of a clock signal responsible of the updating of converter state when 
necessary.  
• Decoding of switching states received from the dSpace. 
 
B.1. Specifications 
Specifications that FPGA programming must comply are: 
• Possibility of changing the Blanking Time Value. 
• Realize of all possible switching states in the correct order and using the Blanking 
Time value. 
• Connection of the IGBTs drivers’ error signals to the dSpace hardware interruptions. 
 
B.2. Design 
The design has been realized with Maxplus II software. Figure B.1 shows the upper structure 
with all the blocks included in the FPGA program. They will be described un further detail in 
the following subsections. 
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Fig. B.1.  Whole FPGA diagram 
Application of predictive control to a three-phase NPC converter: from simulation to a real platform Page 31 
 
B.2.1 Delay Lectura Block 
This block, shown in figure B.2,  adds a delay between the activation of output Lectura and  
Enviament rising egde. Waiting time is of 32 cycles of Clk_in, 25.125 MHz internal clock of 
FPGA (32/25.125 Mhz = 1.27 µs).  
This delay creates a reasonable time for signals stabilization of data bus before the reading 
process, and also help to “clean” the Enviament signal. 
 
 
Fig. B.2.  Delay Lectura block 





Control	  signal.	  Indicates	  presence	  of	  new	  data	  in	  the	  digital	  I/O	  
bus.	  
Clk_In	   Internal	  Clock	  of	  the	  FPGA	  




Lectura	   Control	  signal.	  Indicates	  that	  next	  block	  can	  read	  data.	  
Table B.2.  Output signals 
This block is realized using various default blocks of Maxplus, like comparators and counters. 
Figure B.3 shows the design details. 
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Fig. B.3.  Delay Lectura Block inside 
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B.2.2 Sep_var_dq Block 
This block, shown in figure B.4, has the task of multiplexing the data received from the 
dSpace through outputs ST and BT. Engegada signal selects the output channel, and on 
rising edge of Lectura signal, the data are copied to the outputs.  
 
Fig. B.4.  Sep_var_dq block 




Sent	  from	  dSpace.	  State	  con	  converter	  signal.	  Multiplex	  
bit_0…bit_15	  data	  to	  Sxy	  if	  is	  on	  or	  to	  ST	  and	  BT	  if	  is	  off.	  
Lectura	  
Control	  Sinal.	  Activate	  copy	  of	  input	  data	  to	  output,	  depending	  on	  
Engegada	  signal.	  
bit_0…bit_15	   Bytes	  2	  and	  3	  of	  I/O	  digital	  bus.(32bits,	  4	  bytes)	  
Table B.3.  Input Signals 
	  
OUTPUT	  
ST[7…0]	   Frequency	  of	  Clk_in	  selector	  
BT[7…0]	   Multiply	  factor	  of	  Clk_in	  cycles	  used	  for	  Blanking	  Time	  
Sa1,Sa2,Sb1,	  
Sb2,Sc1,Sc2	  
Indicate	  connections	  between	  phases	  a,b,c	  with	  p,n	  levels.	  
Connection	  to	  0	  level	  is	  decode	  in	  Completa_estat	  block	  
Error_trama	  
Alarm	  signal.	  Is	  activated	  when	  Sx1=1	  and	  Sx2=1	  are	  detected	  in	  
one	  phase,	  on	  input	  bits	  5…0	  	  
Table B.4.  Output signals 
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Table B.5 resumes the functioning of the block. 
Eng.	   Lec.	   ST	   BT	   Sxy	  
0	   x	   old	  ST	   old	  BT	   1	  
0	   ↑ bit	  8…15	   bit	  0…7	   1	  
1	   x	   old	  ST	   old	  BT	   old	  Sxy	  
1	   ↑ old	  ST	   old	  BT	   bit	  0…5	  
Table B.5.  True table for Sep_var_dq block.  
 
	  	   ON	   OFF	  
bit_0	   San	   BT[1]	  
bit_1	   Sap	   BT[2]	  
bit_2	   Sbn	   BT[3]	  
bit_3	   Sbp	   BT[4]	  
bit_4	   Scn	   BT[5]	  
bit_5	   Scp	   BT[6]	  
bit_6	   -­‐	   BT[7]	  
bit_7	   -­‐	   BT[8]	  
bit_8	   -­‐	   ST[1]	  
bit_9	   -­‐	   ST[2]	  
bit_10	   -­‐	   ST[3]	  
bit_11	   -­‐	   ST[4]	  
bit_12	   -­‐	   ST[5]	  
bit_13	   -­‐	   ST[6]	  
bit_14	   -­‐	   ST[7]	  
bit_15	   -­‐	   ST[8]	  
Table B.6.  Data Bus content (bytes 2 and 3) when converter is ON and OFF  
Tab. B.6 shows content of data bus in ON and OFF situation. 
Error_trama is an output signal activated when configuration Sx1=1 and Sx2=1 is present in 
the same moment than the converter is working. This creates an error signal to be sent to a 
dSpace hardware interruption, forcing the converter to switch off. Table B.7 resumes 
Error_trama value according to the values of the input signals. 
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Eng.	   Lec.	   Sx1	  Sx2	   Error_trama	  
0	   x	   x	   0	  
0	   ↑	   x	   0	  
1	   x	   x	   old	  ET	  
1	   ↑	   1	  1	   1	  
1	   ↑	   not	  (1	  1)	   0	  
Table B.7.  Error_trama true table 
Table B.7 show the true table for Error_trama signal. 
 
Figure B.5 shows the design of this block. 
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B.2.3 Completa_Estats Block 
This block, shown in figure B. 6, decodes the phase state bits arriving from dSpace (two for 
each phase) into four signals that indicate the state of the four transistors of every branch. 
 
Fig. B.6.  Completa_estats block 







indicate	  the	  value	  of	  every	  input	  to	  p	  or	  n	  level.	  these	  input	  
describe	  to	  which	  level	  is	  connected	  every	  phase.	  






4	  bits	  signals	  that	  describe	  the	  state	  of	  connection	  of	  every	  
transistor	  of	  every	  branch.	  
Table B.9.  Output signals 
Table B. 10 shows how the decoding is realized. Figure B.7. shows the internal design of the 
block. 
Sx1_in	   Sx2_in	   Sx3	   Sx2	   Sx1	   Sx0	   Phase	  connection	  
0	   0	   0	   1	   1	   0	   O	  
0	   1	   1	   1	   0	   0	   p	  
1	   0	   0	   0	   1	   1	   n	  
1	   1	   0	   0	   0	   0	   Everything	  open	  
Table B.10.  Decoding table 
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Fig. B.7.  Completa_estats block inside 
 
B.2.4 Automat_trans_3f_onoff block 
This block, shown in figure B.8, is an automaton in charge of the correct transition procedure 
between switching states, including the Blanking Time.  
 
Fig. B.8.  Automat_trans Block 
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The automaton, programmed in VHDL, is formed by three different processes sharing two 
signals. The elements of these two groups are: 
1. Signals:  
- e_actual: converter current state ∈ {P, O, N, T1, T2, BTe, Apagat} 
- e_objectiu: goal state ∈ {P, O, N, Apagat} 
2. Processes: 
- Camí Transicions: automaton where, according on signal e_objectiu, the value 
of e_actual is changed for every falling edge of Clk_IN. In this way correct 
transitions are realized, including the Blanking Time. 
- Selecció Estat Objectiu: process that actualize, for every falling edge of 
Clk_ST, the value of e_objectiu according to the inputs (Sa[3..0], Sb[3..0], 
Sc[3..0]). 














  Sx  : IN STD_LOGIC_VECTOR(3 downto 0); 
  clk_IN  : IN STD_LOGIC; 
  clk_ST  : IN STD_LOGIC; 
  BT  : IN INTEGER RANGE 255 downto 0;    





ARCHITECTURE funcional of automat_trans_1f_OnOff is 
 
TYPE estats  IS (Apagat,P,O,N,T1,T2,BTs); 
SIGNAL  e_objectiu  : estats := Apagat; 
SIGNAL  e_actual  : estats := Apagat; 
SIGNAL  e_obj_anterior : estats := Apagat; 
 





sel_e_objectiu : PROCESS (clk_ST) 
BEGIN 
 
IF falling_edge(clk_ST) THEN 
 
 e_obj_anterior <= e_objectiu;  
 
 CASE Sx IS  
 WHEN "1100" => e_objectiu <= N; 
 WHEN "0110" => e_objectiu <= O; 
 WHEN "0011" => e_objectiu <= P; 
 WHEN "0000" => e_objectiu <= Apagat; 
 WHEN OTHERS => e_objectiu <= e_obj_anterior; 
 END CASE; 
END IF; 
 
END PROCESS sel_e_objectiu; 
 
camins_transicions : PROCESS (clk_IN) 
VARIABLE Sx_out    : STD_LOGIC_VECTOR(3 downto 0); 
VARIABLE PN_flag1   : INTEGER; 
VARIABLE PN_flag2   : INTEGER; 
VARIABLE bt_count    : INTEGER RANGE 255 downto 0; 
VARIABLE bt_count_state  : STD_LOGIC := '0'; 
BEGIN 
 
IF (falling_edge(clk_IN)) THEN 
 
  IF e_objectiu = Apagat THEN 
   
  Sx_out := "0000"; 
  CASE e_objectiu IS 
  WHEN O|P => e_actual <= T1; 
  WHEN N  => e_actual <= T2; 
  WHEN OTHERS => e_actual <= Apagat; 




  CASE e_actual IS 
 
  WHEN Apagat => 
   Sx_out := "0000"; 
   CASE e_objectiu IS 
   WHEN O|P  =>  e_actual <= T1; 
   WHEN N  =>  e_actual <= T2; 
   WHEN OTHERS =>  e_actual <= Apagat; 
   END CASE; 
   
  WHEN P => 
   Sx_out := "1100"; 
   CASE e_objectiu IS 
   WHEN O  =>  e_actual <= T1; 
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   WHEN N  =>  PN_flag1 := 1; 
      PN_flag2 := 1; 
      e_actual <= T1; 
       
   WHEN OTHERS =>  e_actual <= P; 
   END CASE; 
    
  WHEN T1 =>  
   Sx_out := "0100"; 
   e_actual <= BTs; 
   
  WHEN O => 
   Sx_out := "0110"; 
   IF (PN_flag2 = 1) THEN 
    e_actual <= BTs; 
   ELSE 
    CASE e_objectiu IS 
    WHEN P  =>  e_actual <= T1; 
    WHEN N  =>  e_actual <= T2; 
    WHEN OTHERS =>  e_actual <= O; 
    END CASE; 
   END IF; 
    
  WHEN T2 => 
   Sx_out := "0010"; 
   e_actual <= BTs; 
  
  WHEN N => 
   Sx_out := "0011"; 
   CASE e_objectiu IS 
   WHEN P =>   PN_flag1 := 1; 
      PN_flag2 := 1; 
      e_actual <= T2; 
      
   WHEN O => e_actual <= T2; 
   WHEN OTHERS => e_actual <= N;   
   END CASE; 
   
  WHEN BTs => 
    
   IF (bt_count < BT) THEN 
    bt_count := bt_count + 1; 
   ELSE  
    bt_count := 0; 
     
    IF (PN_flag1 = 1) THEN 
     e_actual <= O; 
     PN_flag1 := 0; 
    ELSIF (PN_flag2 = 1) THEN 
     
     IF (e_objectiu = P) THEN e_actual <= T1; 
     ELSIF (e_objectiu = N) THEN e_actual <= T2; 
     END IF; 
    PN_flag2 := 0; 
      
    ELSIF (e_objectiu = P) THEN 
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      e_actual <= P; 
    
    ELSIF (e_objectiu = O) THEN 
      e_actual <= O; 
     
    ELSIF (e_objectiu = N) THEN 
      e_actual <= N; 
    END IF; 
     
   END IF;  
    
  END CASE; 
 




S1_out <= Sx_out(3);  -- S1 
S2_out <= Sx_out(2);  -- S22 
S3_out <= Sx_out(1);  -- S11 
S4_out <= Sx_out(0);  -- S2 
 





A further detailed explanation on how it works is exposed in the next sections. 
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B.3. Camí Transicions Process 
Figure B.9 show how this automaton works. 
 
Fig. B.9.  Camí Transicions process 
The circles represent states of the variable e_actual, and bits of Sx_out. 
Transactions occur when the conditions indicated on the arrows are respected. The 
conditions may depend only by the variable e_objectiu (yellow background), the variable 
e_objectiu and the activation of the flags PN_flag1 and PN_flag2 (green background), or, in 
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B.4. Selecció Estat Objectiu Process 
Figure B. 10 shows how this automaton works. 
 
Fig. B.10.  Selecció Estat Objectiu Process 
This process sets the value of the signal e_obj based on the input  Sx[3 .. 0]. As shown in the 
diagram, a refreshment of e_obj occurs each falling edge of Clk_ST. 
Every e_obj updated with a different state respect to previous, process Camí Transicions 
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B.5. Signals assignation to FPGA  
Tab. B.11 and B.12 show pin assignment for input and output of FPGA. 





Inputs         
Engegada 129 Engegada byte 4.6 (64) IO30 
Enviament 131 Enviament byte 4.4 (16) IO28 
bit_0 138 San - BT[0] 
byte 3 
IO16 
bit_1 149 Sap - BT[1] IO17 
bit_2 137 Sbn - BT[2] IO18 
bit_3 151 Sbp - BT[3] IO19 
bit_4 136 Scn - BT[4] IO20 
bit_5 152 Scp - BT[5] IO21 
bit_6 134 BT[6] IO22 
bit_7 153 BT[7] IO23 
bit_8 143 ST[0] 
byte 2 
IO8 
bit_9 119 ST[1] IO9 
bit_10 142 ST[2] IO10 
bit_11 118 ST[3] IO11 
bit_12 141 ST[4] IO12 
bit_13 117 ST[5] IO13 
bit_14 139 ST[6] IO14 
bit_15 116 ST[7] IO15 
errora1 229 errora1   - 
errora2 101 errora2   - 
errora3 84 errora3   - 
errora4 86 errora4   - 
errorb1 87 errorb1   - 
errorb2 88 errorb2   - 
errorb3 94 errorb3   - 
errorb4 95 errorb4   - 
errorc1 97 errorc1   - 
errorc2 98 errorc2   - 
errorc3 99 errorc3   - 
errorc4 100 errorc4   - 
Table B.11.  Input Pin Assignment 
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Outputs   Outputs     
clk_ST_out 148 clk_ST byte 1.0 IO0 
Sa1 64 Sa1   - 
Sa2 67 Sa2   - 
Sa3 65 Sa3   - 
Sa4 66 Sa4   - 
Sb1 56 Sb1   - 
Sb2 62 Sb2   - 
Sb3 61 Sb3   - 
Sb4 63 Sb4   - 
Sc1 51 Sc1   - 
Sc2 55 Sc2   - 
Sc3 53 Sc3   - 
Sc4 54 Sc4   - 
error_trans 161 error_trans   INT2 
clk_ST_int 162 clk_ST   INT3 
error_drivers 163 error_drivers   INT4 
Table B.12.  Output Pin Assignment 
B.6. FPGA test 
This section shows the functioning of the FPGA programming. In order to obtain the results, 
an oscilloscope with a logic analyser has been connected directly to the corresponding 
FPGA outputs, the four pins that connect the FPGA to IGBT drivers. These four signals have 
been connected to a Tektronix MSO3000 series oscilloscope with digital analysing function, 
that allows seeing the transitions of the signals sent to the IGBT drivers. 
The enviament signal is also connected to the oscilloscope, as it used as a trigger signal. 
When the oscilloscope in “single condition” running read a change of level in the enviament 
signal, makes a read of all four signals.  
The control of the system has been realized with a special Simulink program and a specially 
designed ControlDesk real-time user interface. All possible transitions have been tested.  
Figure B. 11 shows the Simulink diagram for this test. 
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Fig. B.11.  Test Salida Simulink diagram. Signal Sax, Sbx, Scx and envía are 
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In figure B. 12 channel 1 (on the top) is the Envia signal, and at the bottom we have from P 
to N 4 IGBT driver’s signals of one branch, respectively of S1, S22, S11 and S2 of fig. 4.4 of 
the memory of this project. 
 
Fig. B.12.  P to N transition with Blanking Time= 1 µs 
 
Fig. B.13.  N to P transition with Blanking time = 1 µs 
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C. ControlDesk 
For real-time monitoring of the converter functioning and have the possibility of changing the 
control parameters on-line, a ControlDesk user interface has been created. Figure C. 1 
shows how this user interface looks like. Elements that form a part of the system are directly 
linked to Simulink constants executed in the dSpace like discussed in appendix B. 
 
Fig. C.1.  ControlDesk User interface 
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D. Simulink Simulation Model 
Different Simulink models have been created for the realization of simulations of the system. 
They were necessary for testing the functioning of the control before running the program 
directly in the real converter, to avoid the malfunctioning and any possible damage of the 
laboratory instruments. 
The goal was to obtain similar values to the ones measured in the inverter, allowing a later 
analysis of anomalies in experimental tests. 
D.1. Model 
Figure D. 1 shows the Simulink diagram for the simulation’s model. 
 
Fig. D.1.  Simulation Model 
The Predictive Control block is the same as the one present in the experimental diagram, 
with the only difference of a Sample Time Simulink block in every input and every output. 
These are necessary to synchronize the reading and elaboration of all the signals, that now 
are sampled every 100 µs. 
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The block that realizes the analysis of the measured values in the inverter is no longer 
present, due to the realization of the load model, NPC+L+RL+grid block (figure D.2). 
 
Fig. D.2.  NPC+L+RL+grid block 
The internal of this block is shown in figure D. 3. 
 
Fig. D.3.  NPC+L+RL+grid block inside for R load simulation 
This model simulates the condition of the system connected to a R Load of 16 Ω in every 
phase. This load is modeled with the blocks shown in figure D. 4.. 
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Fig. D.4.  R load simulation block 
This system takes values of ia, ib, ic and multiply these for a gain of 16, obtaining the 2 
voltages of every branch. 
Also the models for a real inductive filter (L+RL block) and the DC-link are present (Modelo 
bus DC), with the values described in chapter 7 of the memory of this thesis. 
Figure D. 5 shows the model for the simulation with network load. 
 
Fig. D.5.  NPC+L+RL+grid block inside for network load simulation 
Figure D. 6 shows the system used for the network load. 
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Fig. D.6.  Network Load model 
The Red block creates a three-phase voltage system directly connected to the vsabc output. 
Values of amplitude and phase are described in chapter 7 of the memory of this thesis. 
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E. Economic Study 
This Appendix shows a summary of the economic expenses related to this project. 
Depending on the nature and tasks performed, these costs can be classified into the 
following concepts: 
• Human resources 
• Equipment cushioning 
• Various expenses 
Material costs are not considered, since for this thesis there were no specific purchases. 
The following sections described the contents of every category. 
E.2. Human resources 
Under the concept of human resources, the work done by the team of people who has had a 
role in this project is considered. This team is composed of a group of senior engineers and a 
junior engineer, performing the following tasks:  
• Senior engineers: formed by project managers, are responsible for the project 
management, recommending appropriate lines of work. 
• Junior Engineer: person who develops the project, responsible for technical and 
administrative tasks. 
The cost related to human resources is shown in table E. 1. 
CONCEPT	   Necessary	  Hours	   Hour	  Cost	   Total	  Cost	  
Senior	  Engineer	   300	  hours	   	  60	  euros/h	  	   18000	  euros	  
Junior	  Engineer	   1280	  hours	   20	  euros/h	   25600	  euros	  
Table E.1.  Human Resources Cost 
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E.3. Equipment Cushioning 
In this section the costs of depreciation of equipment and software necessary to carry out the 
thesis have been considered. The repayment model is linear and is based on hours of use of 
each component. These costs are shown in tables E. 2 and E. 3. 
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E.4. Various Expenses 
An added cost of 19% (rate applied by UPC to his projects) is considered on the sum of total 
costs, like electricity and water wastes during project’s realization period.  
So, the total cost for various expense rises up to 8506,3 €. 
E.5. Total Cost of the Project 
The sum of all the costs gives us the total cost of this project, as it is shown on table E. 4. 
CONCEPT	   COST	  
Human	  Resources	   €	  43.600,00	  
Equipment	  Cushioning	   €	  1.170,00	  
Various	  Expenses	   € 8.506,30 
TOTAL	   €	  53.276,30	  
Table E.4.  Total cost of the Project 
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F. Environmental Study 
The environmental study of this thesis starts from an evaluation of the final objective of the 
system designed, an improvement of the control in the generation of electrical power from a 
wind energy plant. 
Wind platforms generate electric energy in a sustainable way, and comparing to thermal 
generators the emission of CO2 is negligible. Anyhow, wind generation plants have 
environmental impacts, and they can be summarized as follows: 
• NOISE PRODUCTION: mechanical internal parts, especially train of gears, and the 
movement of the puddles are sources of noise. 
 
• VISUAL IMPACT: wind plants have a visual impact in the area where there are built-
up. Is necessary an evaluation of the modification of the landscape, especially taking 
into account special laws present in some countries or zones like natural reserves. 
This kind of impacts are solvable respect to problems introduced by CO2 emissions, 
responsible of climate changes, and wind plants remain an important field of development in 
energy generation, with necessary Europe and entire world sustainment. 
Predictive Control explained in this thesis is really helpful for the correct functioning of a wind 
platform generation. It open a lot of alternatives in reduction of issues typical of power 
converter, like the behaviour of a grid connected wind generator when a voltage sag happen, 
allowing to continue supplying energy without disconnecting it from the grid. 
Therefore, an advantage for the environment introduced by an efficient control is a better 
utilization of the electrical energy generated from wind energy and can avoid possible 
accidents.  
The lifecycle of a wind energy generator is estimated in 25-30 years. Thinking on annual 
reduction of CO2 emissions compared to carbon thermal central, is possible to evaluate how 
much is possible to reduce emissions. If, for example, a thermal plant produce 0,5 kg of CO2 
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G. Equipment Data Sheets 
This Appendix shows the data sheets of the different components used in this thesis. 
G.1. Artesyn Technology NPL 65 Supply Board 
G.2. dSpace 1103 Board 
G.3. Altera EPF10K70 FPGA 
G.4. Semikron SKM100 IGBT 
G.5. Semikron SKHI 10 Drivers 
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G.1. Artesyn Technology NPL 65 Supply Board 
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G.2. dSpace 1103 Board 
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G.3. Altera EPF10K70 FPGA 
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G.4. Semikron SKM 100 IGBT 
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G.5. Semikron SKHI 10 Drivers 
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